Abstract-In this letter, we aim for maximizing the throughput of a visible light communication (VLC) system. Explicitly, we conceive a soft-in soft-out decoder providing soft feedback for the classic run length limited (RLL) codes, hence facilitating iterative decoding for exchanging valuable extrinsic information between the RLL and the error correction modules of a VLC system. Furthermore, we propose a unity rate code for our VLC system, which, hence, becomes capable of matching the ON-OFF keying capacity, while maintaining a flicker-free dimming value of 50%.
I. INTRODUCTION
V ISIBLE Light Communication (VLC) serves the dual purpose of illumination as well as communication. In this context, a VLC system should be capable of mitigating any undesirable flickering resulting from the modulation of light, while also supporting a wide range of dimming values [1] . In the simplest VLC system, relying on On-Off Keying (OOK) modulation, this is achieved by invoking Run Length Limited (RLL) line coding techniques, such as the 4B6B and 8B10B schemes [1] , which yield a constant (flicker-free) dimming level of 50%. The ratio of the on-time and off-time of the signal may then be adjusted to meet the arbitrary dimming level set by the user.
RLL codes typically exhibit a weak error correction capability. Consequently, a VLC system also incorporates Forward Error Correction (FEC) codes for mitigating the deleterious effects of noise. As another limitation, RLL schemes intrinsically support only hard decoding, which limits the error correction potential of the FEC codes. This issue was first addressed in [2] , where a multiple-candidate-based Soft-In Hard-Out (SIHO) RLL decoder was conceived for a VLC system relying on the 4B6B and 8B10B techniques. The SIHO scheme of [2] was further developed into the Soft-In Soft-Out (SISO) decoding in [3] and [4] . However, the designs of [3] and [4] did not invoke iterative decoding between the RLL and FEC modules. The first joint RLL-FEC coding scheme was conceived in [5] , where the 1/2-rate Biphase Mark Code (BMC) 1 [6] as the outer decoding component, whose weighting coefficients are optimized using EXtrinsic information Transfer (EXIT) charts [7] . It is demonstrated that the 4B6B and URC aided VLC systems designed offer higher throughput than their BMC aided counterpart.
This letter is structured as follows. In Section II, we detail our system model, followed by our proposed inner components in Section III. Our results are discussed in Section IV, while our conclusions are offered in Section V. Fig. 1 shows the general schematic of a VLC system, relying on a concatenated coding scheme, where the FEC block constitutes the outer component, while the inner component is an RLL or scrambler, which ensures a 50% dimming level at the output. At the transmitter, the intended information x 1 is first encoded by the FEC encoder of Fig. 1 . The FEC-encoded bits x 1 are interleaved (π) for generating the permuted bit sequence x 2 , which is fed to an inner encoder. The resultant output x 2 is OOK modulated into x(t) and subsequently emitted as a VLC signal. The transmitted signal is received by the photodetector at the destination. The detected signal y(t) is fed to the OOK demodulator ('OOK Demod') of Fig. 1 , which produces the discrete signal y 2 = x 2 + n, where n is the Additive White Gaussian Noise (AWGN) having a variance of σ 2 . Based on the demodulated output y 2 , the OOK demodulator computes the corresponding a-priori Logarithmic-Likelihood Ratios (LLRs) A(x 2 ), which are fed to the inner SISO decoder. Finally, iterative decoding is invoked for exchanging extrinsic information between the inner and outer decoders, as shown in Fig. 1 , where the notations A(.) and E(.) denote the a-priori and extrinsic LLRs, respectively.
II. SYSTEM MODEL
The concatenated code design of Fig. 1 may be optimized with the aid of EXIT charts [7] , which is a semi-analytical tool conceived for analyzing the exchange of average Mutual Information (MI) between the inner and outer decoders. Explicitly, the inner and outer decoder's EXIT curves may be constructed by modeling the associated a priori information, A(x 2 ) and A(x 1 ) respectively, using an independent Gaussian distribution for a range of I A (z) ∈ [0, 1], where I A (z) denotes the average MI between z and A(z), while z ∈ {x 2 , x 1 }. The resultant extrinsic MI I E (x 2 ) and I E (x 1 ) are then formulated for the inner and outer decoders as:
where E(.) denotes the expectation operator (time-average), while H b (.) is the binary entropy function. The MI characteristics defined by I A (x 2 ) and I E (x 2 ) constitute the inner decoder's EXIT curve, while I A (x 1 ) and I E (x 1 ) yield the outer decoder's EXIT curve. Finally, both the inner and outer decoder's EXIT curves are plotted in the same graph, with the vertical and horizontal axis of the outer decoder swapped.
III. PROPOSED INNER COMPONENTS

A. Soft-In Soft-Out RLL Decoder Relying on Feedback
Let us consider an LUT-based (q, s) RLL scheme, which maps its q-bit input onto a unique s-bit output, so that the resultant s bits have an equal number of 1's and 0's. For example, we have q = 4 and s = 6 for the 4B6B RLL code. Hence, the RLL encoder of Fig. 1 takes as  its input x 2 = [x 2,1 , . . . , x 2,i , . . . , x 2,N ] , where we have 1) The SISO RLL decoder gleans the a-priori information A(x 2 ) from the OOK demodulator, defined as:
2) Since each bit of the s-bit codeword is independently transmitted over a VLC channel, the codeword-based probabilities are computed using the bit-based probabilities of Eq. (2) as follows:
Since the RLL encoder maps each q-bit information word onto a unique s-bit codeword, we have:
where x 2,i = μ(x 2,i ) for the RLL mapper μ.
3) The a-posteriori probability P(x ( j ) 2,i |y 2,i ) may be computed using the a-priori information of Eq. (4) and the a-priori information A(x 2 ) gleaned from the outer decoder, which is defined as:
Explicitly, according to the Bayes' rule, we have:
where χ = [χ (1) , . . . , χ ( j ) , . . . , χ (q) ] is a hypothetical q-bit information word. The corresponding bit-based a-posteriori probabilities may be calculated by marginalizing the probabilities of Eq. (6) as:
for b ∈ {0, 1}. Based on Eq. (6) and Eq. (7), the SISO RLL decoder generates the extrinsic probabilities using:
which are fed back to the outer decoder as:
B. Unity-Rate Code
Since the (q, s) RLL encoder of Section III-A has a coding rate of q/s, it imposes an irrecoverable capacity loss. For the sake of circumventing this loss, we propose to invoke the recursive URC of [8] for scrambling. Explicitly, URC, having the generator polynomial G(D) = 1 1+D , randomizes the input, hence resulting in an equal proportion of 1's and 0's at the output without incurring any coding rate loss. However, unlike the (q, s) RLL encoder, which strictly ensures a dimming value of 50% for each s-bit output symbol, the URC output may exhibit a fluctuating dimming value centered around 50%. If these fluctuations are within the maximum flickering time period, which is around 5ms, they are imperceptible by the human eye because they are beyond its fusion frequency. Hence, they can be ignored.
For evaluating the impact of the fluctuations in dimming value, in Fig. 2 we plot the Probability Density Function (PDF) of the dimming value observed at the of the output of the memory-1 URC having the generator polynomial G(D) = 1 1+D . More specifically, we average the dimming value over M bits, where M = 1000 and M = 5000 in Fig. 2 . Practically, M should meet the 'fusion-frequency' criterion, implying that if D kbps is the data rate, then we may average the dimming value over M ≤ 5× D bits, since any fluctuations within the block of (5 × D) bits are no longer perceptible by humans. We may observe in Fig. 2 that increasing the value of M from 1000 to 5000 significantly reduces the deviation from the target dimming value of 50%. Hence, considering the VLC systems, which may have data rates of several Megabits per second or even Gigabits per second, the fluctuations in the dimming value observed at the URC output would not result in flickering.
Alternatively, any potential flickering may also be eliminated by using compensation bits having the required value for adjusting the dimming level to 50%. According to the PDF of Fig. 2a , the dimming value varies between 44% and 56%. In the worst case, when the dimming value is 44%, we are likely to have 440 1's in a block of 1000 bits. The resultant deviation from the target value of 50% may be adjusted by sending 120 additional 'On' bits, which would reduce the effective coding rate of the URC to 0.89 -albeit it would be still higher than the rate-2/3 4B6B as well as the rate-1/2 BMC. Furthermore, the expected dimming value of the PDF of Fig. 2a is 49 .6%. Consequently, we only need 8 compensation bits on average, which implies an average URC coding rate of 0.992.
IV. RESULTS AND DISCUSSIONS
In this section, we use the 17-subcode IRCC of [6] as the outer component in the concatenated scheme of Fig. 1 for comparing the performance of the SISO RLL decoder of Section III-A and the URC of Section III-B to the BMC-aided system of [5] . Explicitly, an IRCC is used, since it facilitates operating close to the maximum capacity achievable for a given inner code and the overall system throughput. This is achieved by optimizing the weighting coefficients of the subcodes of the IRCC using the optimization algorithm of [6] so that a narrow, but marginally open tunnel exits between the EXIT curves of the inner and outer decoders at the lowest possible SNR for a given system throughput. As a design example, let us consider a VLC system having an overall normalized throughput of 1/3. The corresponding OOK AWGN capacity limit is SNR = −2.3dB (or E b /N 0 = 2.5dB). The resultant EXIT curves of all the three schemes, namely of the BMC-IRCC, 4B6B-IRCC and URC-IRCC arrangement, are plotted in Fig. 3 . As depicted in Fig. 3 , the convergence thresholds of the 4B6B-IRCC and URC-IRCC schemes are only 0.8dB and 0.3dB away from the capacity, respectively, while that of the BMC-IRCC design is 2.3dB from the capacity. It may also be observed in Fig. 3 that the EXIT curve of the 4B6B inner code does not reach the (1, 1) -point of perfect convergence to a vanishingly low BER owing to its non-recursive nature. Consequently, the two EXIT curves of the 4B6B-IRCC scheme crossover before reaching the x = 1 line, which may result in a higher error floor. The corresponding BER performance is recorded in Fig. 4 for an interleaver length of both 3000 and 30, 000 bits. In conformity with our EXIT chart predictions of Fig. 3 , the URC-IRCC design significantly outperforms the 4B6B-IRCC and BMC-IRCC schemes. Furthermore, the 4B6B-IRCC arrangement exhibits turbo-cliff at a lower SNR compared to the BMC-IRCC, albeit this is achieved at the expense of a higher error floor.
We next compare the three inner components from the perspective of the achievable throughput in Fig. 5 , where the OOK AWGN capacity is also plotted as a benchmarker. Explicitly, the 'maximum achievable rate' of Fig. 5 is computed on the basis of the area under the corresponding inner decoder's EXIT curve, while the 'achievable rate with IRCC' is obtained by optimizing the weighting coefficients of IRCC for the sake of maximizing the throughput at a given SNR. 2 Being a rate-1 code, URC is capable of achieving the OOK capacity, while the 4B6B and BMC schemes offer a significantly lower throughput, irrespective of the FEC code employed. Furthermore, as demonstrated in Fig. 5 , the flexible nature of IRCC enables all the three coding schemes to approach the maximum achievable throughput. It is important to point out that the outer FEC code has to be carefully chosen so that the system operates close to the maximum achievable throughput. If the inner and outer decoders' EXIT curves are not matched, the resultant EXIT chart may have a large open tunnel; hence the system would not operate close to the achievable capacity.
V. CONCLUSIONS In this contribution, we conceived a SISO RLL decoder for facilitating the design of joint RLL-FEC coding schemes for VLC systems. As a further improvement, we also proposed a URC-aided VLC system, which is capable of maintaining a flicker-free dimming value of 50%. We quantified the benefits of the proposed inner components by using them in conjunction with the IRCC and optimizing the designs using EXIT charts. The convergence thresholds of the proposed 4B6B-IRCC and URC-IRCC schemes are within 0.8dB and 0.3dB from the capacity, respectively, whereas that of the BMC-IRCC scheme is 2.3dB from the capacity, when the system's normalized throughput is fixed to 1/3. Furthermore, we demonstrate that the proposed schemes offer a higher throughput than the BMC-aided design.
